

[LAB Report - 1]

Members: Imtiaz Hossain (23101137)
Siam Rahman Saajin (23101312)
Abdus Sami Rasi (23201521)
Md. Shaktiart Kabir (24141263)

Course : CSE 260
code

section : 01

Group : 01

Experiment Name:

Experiment # 1 : Familiarization with Fundamental Logic Gates

Experiment # 2 : Universal Gates, Applications of Boolean Algebra.

Experiment # 3 : Parity Bit checker and Generator

Required components for Experiment - 1, 2, 3:

1. IC 7408 x 1

2. IC 7432 x 1

3. IC 7404 x 1

4. IC 7400 x 1

5. IC 7402 x 1


6. IC 7486 x 1

7. IC 4077 x 1


[Experiment-1]

Pin diagrams of ICs


[Setup]




Pin layout of 7408




Pin layout of 7432




Pin layout of 7404




Pin layout of 7400



Pin layout of 7402



Pin layout of 7486



Pin layout of 4072

[Experiment - 2]

[Setup]



Name of the experiment: Universal Gates, Application of Boolean Algebra.

Objective:

- ① To investigate the rules of Boolean algebra.
- ② To gain experience working with practical circuits.
- ③ To simplify a complex function using Boolean algebra.

Required components: IC 7400, IC 7402

Experimental setup:



[Experiment - 3]

[Setup]

Name of the experiment:

Parity Generator and Checker

Objective:


To design and implement an Even Parity generator and Even parity checker using XOR gates (IC - 7486).

Required components and Equipments:


1. AT-700 portable analog / Digital Laboratory
2. 7400 X 3

Experimental setup:

Even parity ~~generator~~ checker



Even parity checker



Experiment - 3
Result

Results: Even parity generator's output

D_3	D_2	D_1	D_0	Parity
1	0	0	1	0
0	0	0	1	1
1	1	1	1	0
0	0	0	0	0

Even parity checker's output

P	D_3	D_2	D_1	D_0	Error
1	1	0	0	1	1
0	0	0	0	1	1
0	1	1	1	1	0
0	0	0	0	0	1

Md. Shahriar Kabin

ID: 24141263

Abdus Sami Rafi

23201521

Siam Rahman Sanjin

23101312

Qmtiaz Hussain ~~Rafiq~~

23101137

[Result]

[Experiment-1]

Logic gate symbols with corresponding truth table:

NOT

NOT gate ($\neg$)

A	B
0	1
1	0

AND gate ($\wedge$)

A	B	Output
0	0	0
1	0	0
0	1	0
1	1	1

OR gate ($\vee$)

A	B	Output
0	0	0
1	0	1
0	1	1
1	1	1

XOR gate ($\Rightarrow$ )

A	B	Output
0	0	0
1	0	1
0	1	1
1	1	0


A	B
0	0
1	0
0	1
1	1

NAND gate ($\Rightarrow$ )


A	B	Output
0	0	1
1	0	1
0	1	1
1	1	0

A	B
0	0
1	0
0	1
1	1

A	B
0	0
1	0
0	1
1	1

NOR ($\Rightarrow$ )

A	B	Output
0	0	1
1	0	0
0	1	0
1	1	0

XNOR ($\Rightarrow$ )

A	B	Output
0	0	1
1	0	0
0	1	0
1	1	1

[Experiment - 2] [Result]

Results :

for circuit - 1,

A	B	Output
0	0	0
0	1	1
1	0	1
1	1	0

$$\begin{aligned} &(((A \cdot (AB)')') \cdot (B \cdot (AB)')'))' \\ &= (A \cdot (AB)') + (B \cdot (AB)') \\ &= A \cdot (A' + B') + (B \cdot (A' + B')) \\ &= A \cdot A' + AB' + BA' + BB' \\ &= AB' + BA' \\ &= A'B + AB' \end{aligned}$$

for circuit - 2

A	B	Output
0	0	0
0	1	1
1	0	1
1	1	0

$$\begin{aligned} &((AB) + (A+B)')' \\ &= (A \cdot B)' \cdot (A+B) \\ &= (A' + B') \cdot (B + A) \\ &= A'B + A'A + B'B + AB' \\ &= A'B + AB' \end{aligned}$$

[Experiment - 3]
[Result]

Results: Even parity generator's output


D ₃	D ₂	D ₁	D ₀	Parity
1	0	0	1	0
0	0	0	1	1
1	1	1	1	0
0	0	0	0	0

Even parity checker's output

P	D ₃	D ₂	D ₁	D ₀	Error
1	1	0	0	1	1
0	0	0	0	1	1
0	1	1	1	1	0
0	0	0	0	0	1


Answer to the question no 1

$$(A + (AB + e'D))'$$



Answer to the question no 2

3-bit parity generator :
using NOR gates



3 bit parity checker:
using NOR gates

